

100

105

110

115

120

125

130

140

142

144

1st Level Cache

MOB

SAB

SDB

Fetch/Decode

Trace Cache

Execution Core

Retirement Unit

**FIG. 2**

The diagram illustrates a write buffer system with the following components and connections:

- Write Entry (250):** The input to the Store Buffer.
- Store Buffer (210):** Receives the Write Entry and outputs to the Request Filter (252).
- Request Filter (254):** Receives input from the Store Buffer and outputs to the 1st Level Cache (256).
- 1st Level Cache (220):** Receives input from the Request Filter and outputs to the Cache Controller (232).
- Cache Controller (232):** Manages the 1st Level Cache and outputs to the higher level cache (260) and receives input from the higher level cache (262).
- Allocate CAM (264):** Receives input from the Cache Controller and outputs to the Store Buffer.
- Eviction CAM (266):** Receives input from the Cache Controller and outputs to the Store Buffer.
- Write RFO Done Bit (268):** Receives input from the Cache Controller and outputs to the Store Buffer.

FIG. 3





FIG. 4



**FIG. 5**